Abstract-This paper presents a satisfiability-based method for solving the board-level multiterminal net routing problem in the digital design of clos-folded field-programmable gate array (FPGA) based logic emulation systems. The approach transforms the FPGA board-level routing task into a Boolean equation. Any assignment of input variables that satisfies the equation specifies a valid routing. We use two of the fastest Boolean satisfiability (SAT) solvers: Chaff and DLMSAT to perform our experiments. Empirical results show that the method is time-efficient and applicable to large layout problem instances.
I. INTRODUCTION
There has been an ever increasing interest in computing engines based on field-programmable gate arrays (FPGAs) [1] . These engines make possible high-speed reconfigurable prototyping [11] and emulation systems [5] . There are two major steps in using FPGAs for prototyping or logic emulation. First, the large design is partitioned such that each subcircuit can fit into the FPGAs available on the hardware platform [11] . Second, the board-level routing problem (BLRP) is performed to connect signals between the FPGAs [6] , [7] . In hardware platforms such as the realizer [2] and the enterprise emulation [4] systems, the set of FPGAs are interconnected by field-programmable interconnect chips (FPICs) using a partial crossbar architecture (also referred to as a clos-folded network [2] ). In this architecture, the pins of the FPGAs are divided into N subsets, where N is the number of FPICs. All pins belonging to the same subset number in different FPGAs are connected to the same FPIC. In such a system, any circuit I/Os will have to go through an FPIC to reach the FPGAs. For this purpose, a number of pins on each FPIC are reserved for I/Os. An example of the partial crossbar architecture is illustrated in Fig. 1 , showing three FPGAs and two FPICs.
In this paper, we specifically consider the BLRP. The BLRP has been previously studied in [6] - [8] , and [10] and various algorithms proposed, but no experimental results for large problems were reported. We present a new satisfiability-based methodology for solving the BLRP in partial crossbar architectures. Unlike previous heuristics, our algorithm is a complete method and will find a routing solution if it exists.
The remainder of this paper is organized as follows. In Section II, we will define the problem formally and review the related work. In Section III, a novel approach based on satisfiability is presented. Experimental results are presented in Section IV. Section V concludes the paper. In the following, m is the number of the pins having the same type in each chip, k is the number of types in each chip which represents the number of crossbars, and p is the number of FPGA chips. Pins of each chip are evenly routed to k crossbar switches using N nets. A 2BLRP with parameters m, k, p and N is denoted by 2BLRP(m; k; p; N ). An instance of the 2BLRP(2, 2, 3, 6) is shown in Fig. 1 
B. Previous Work
Some heuristics were proposed for solving the BLRP in [2] and [3] . Optimal algorithms for board-level routing, when all nets are twoterminal nets and the I/O-pin subset size is even, were proposed independently by Chan and Schlag [10] and Mak and Wong [7] . An O(N 2 )-time algorithm for solving any two-terminal BLRP was presented in [7] , where N is the number of nets. An I/O pin capacity constraint was proposed to assure the existence of a solution. The algorithm was based on the iterative computation of Euler circuits in graphs of BLRPs. They also proved that the multiterminal routing problem is NP complete. In [1616] , satisfiability formulation was used in island-style symmetric FPGA routing. 
A. SAT Formulation
In order to reduce BLRP to the satisfiability formula, it is necessary to encode the problem by introducing Boolean variables and formulating Boolean constraints in terms of SAT clauses. Given the problem with N multiterminal nets and k types of I/O ports, it is reasonable to introduce N 2 k Boolean variables to encode the problem. Each variable represents the possibility to route the given net using one of k possible pin types. If the variable is 1, the routing includes the given possibility; if the variable is 0, this possibility is not used.
To express the constraints, consider the set of requirements for a feasible solution. The requirements are of two types 1) the covering constraints and 2) the closure constraints. The first group of constraints ensures that each net is routed at least once. The second group ensures that in 2a) no net is routed more than once, and that in 2b) for each chip and each pin type, the number of associated nets does not exceed the number of available pins.
1) Covering Constraints: For each net n, there is only one covering constraint. This constraint relates all the variables associated with this net in the following way:
As discussed above, this formula means that the net can be routed using any pin type.
2) Closure Constraints: The first type of closure constraints requires that each net was routed no more than once. In other words, among each pair of variables (x i n , x j n ), at least one is assigned to zero x i n _ x j n = 1; 8i; j 2 f1; 2; . . . ; kg; i 6 = j: Let x k ab0n be a Boolean variable representing a net n i connecting chips a and b using pin type k. We need to introduce the set of variables X k c corresponding to nets connecting chip c with other chips using the pin type k. More formally, we have
The second type of closure constraints combines all variables X k c that correspond to all nets connecting chip c with other chips using the pin type k. Among variables belonging to X k c there should be no more than m variables equal to 1. In other words, in every group of m + 1 variables belonging to X k c , there should be at least one variable equal to 0.
To formulate these constraints, it is necessary to create the set X k c
for each chip and each pin type, and next take all possible combinations of m + 1 variables in the negative polarity. The illustration of this type of constraints is given below. The constraints can be expressed as follows. The covering constraints for all nets: The first set of closure constraints for all nets: Similarly, the other closure constraints can be obtained for chips 1, 2, and 3 with types A and B, respectively, and each of them contains four constraints. It is easy to verify that the assignments of variables corresponding to the solution in Fig. 1 satisfy the given set of constraints.
4) Complexity:
The bottleneck of the proposed approach is in the number of the closure constraints of the second type. It grows exponentially with the number of nets involving the given chip. However, it is polynomial for small m. Assuming that all pins of the chips are used, there are z = k 3 m nets connecting each chip. Then, the total number of clauses can be approximated as follows:
IV. EXPERIMENTAL RESULTS
We initially attempted to use a method based on Boolean decision diagrams (BDDS) to solve the Boolean equations representing BLRP. However, The number of variables needed to represent the routing problem is measured in hundreds and often thousands. The BDD-based implementation failed due to the explosize BDD size for problems with large number of Boolean variables. Thus, we could not solve even the smallest examples out of those that are listed in the experimental results section below.
We subsequently formulated the routing constraints as C N F formulas that were checked by SAT solvers. We used two of the fastest solvers [13] from the numerous available SAT solvers: Chaff [14] and DLMSAT [12] (also known as DLM), which are complete and incomplete solvers, respectively. Chaff employs a conflict resolution, conflict clause addition, and nonchronological backtracking scheme similar to GRASP [13] , but employs watch lists to speed up its execution. DLM is a discrete Lagrange-multiplier-based global-search method for solving satisfiability problems. In contrast to clause weight schemes that rely only on the weights of violated constraints to escape from local minima, DLM uses the value of an objective function to provide further guidance. The dynamic shift in emphasis between the objective and the constraints is the key of Lagrangian methods. One of the major advantages of DLM method is that it has very few algorithmic parameters to be tuned by users and the search procedure can be made deterministic. DLM often performs as one of the best existing methods and can achieve an order-of-magnitude speedup for some problems.
Our test results presented in Table I are of great importance since we have the first experimental results for the problem studied in [6] . Our programs and results are available online [15] . Benchmark is the name of a generated benchmark. P is the number of chips (FPGAs). K is the number of pin types (FPICs). M is the number of pins of each type. N is the number of nets. M ax is the largest number of terminals (size) of a net. Ave is the average size of all nets. Pin% is the average pin utilization. Vars is the number of variables needed to encode the problem for the SAT solver. Clauses is the number of clauses given to the SAT solver. Literals is the number of positive and negative polarity literals in all clauses. Prep is the time needed to transform the problem into a SAT instance. DLM and Chaff are the times needed to solve the problem by DLM and zChaff SAT solvers, respectively. The runtime is in seconds on 850-MHz Pentium III with 1-GB RDRAM (only a small part of memory has been used). The run time can be improved by fine-tuning the SAT solver parameters. All solutions have been automatically verified using a built-in verifier.
For the same parameters of P, K, and M, we increase N (number of nets) gradually. It is pretty clear that the number of variables, clauses and literals generated in our satisfiability formulation also increases with N. However, the time it takes for the DLM SAT solver does not necessarily increase with the rising N. The same phenomenon can be observed for the number of chips (P ). Increasing P (and N) results in more variables, clauses, and literals. But the time it takes to solve the problem does not necessarily increase with P. Since DLM transforms the routing problem into discrete Lagrangian domain, the time it takes to solve the problem is not directly proportional to the number of constraint clauses. We have tested two sets of problems: M = 2 and M = 3. It takes a longer time to solve the problem for M = 3 than for M = 2. This is understandable as more pins implies more complexity for the problem. For the majority of cases, Chaff takes longer to compute than DLM. This does not necessarily mean that Chaff is in general slower than DLM. There are a lot of other parameters that could be tuned by these SAT checker implementations to speed up the runtime for particular types of problems. In addition, Chaff is a complete SAT checker that is able to confirm unroutability. This is very important as heuristic methods and local searches (like DLM) run forever under those circumstances.
V. CONCLUSION
We have studied a satisfiability-based method for solving the boardlevel multiterminal net routing problem in partial crossbar FPGA based logic emulation systems. Our approach transformed the FPGA routing task into a Boolean equation. If the problem is not satisfiable, a feasible routing does not exist. Experimental results demonstrate its time-efficiency and applicability to large layout problem instances.
I. INTRODUCTION
Decreasing the power dissipation and current demand of high-performance microprocessors are the two primary reasons for implementing a dual-VDD microprocessor [1] . Due to the quadratic dependence of the dynamic switching power and the more than linear dependence of the subthreshold and gate oxide leakage power on the supply voltage, power dissipation is significantly reduced when portions of a microprocessor operate at a lower voltage level. A linear relationship exists between the current demand and power consumption of a microprocessor. Reducing the maximum power consumption, therefore, reduces the maximum current required by a microprocessor, thereby decreasing the number of power and ground pads on a microprocessor die. In order to maximize this reduction in current, the lower voltage supply of a dual-V DD microprocessor should be integrated on the same die with the microprocessor. Moreover, in order to fully exploit expected reductions in power and current, the energy overhead of an integrated dc-dc converter to produce a second voltage level must be minimized.
Buck converters are popular due to the high efficiency and good output voltage regulation characteristics of these circuits [2] - [5] . In single power-supply microprocessors, the primary power supply is typically an external (nonintegrated) buck converter. In a dual-V DD microprocessor, the choices are either a second external dc-dc converter, or a monolithic (both active and passive devices on the same die as the load) dc-dc converter.
In a typical nonintegrated switching dc-dc converter, significant energy is dissipated by the parasitic impedances of the interconnect among the nonintegrated devices (the filter inductor, filter capacitor, power transistors, and pulse width modulation circuitry) [3] . Moreover, the integrated active devices of a pulsewidth modulation circuit are typically fabricated in an old technology with poor parasitic impedance characteristics.
Integrating a dc-dc converter with a microprocessor can potentially lower the parasitic losses as the interconnect between (and within) the dc-dc converter and the microprocessor is reduced. Additional energy savings can be realized by utilizing advanced deep submicrometer fabrication technologies with lower parasitic impedances. The efficiency attainable with a monolithic dc-dc converter, therefore, is higher than a nonintegrated dc-dc converter.
Fabrication of a monolithic switching dc-dc converter, however, imposes a challenge as the on-chip integration of inductive and capacitive devices is required for energy storage and output signal filtering. Integrated capacitors and inductors above certain values are not acceptable due to the tight area constraints that exist within high performance microprocessor integrated circuits (ICs). Another significant issue with integrated inductors is the poor parasitic impedance characteristics which can degrade the efficiency of a voltage regulator. The value, physical size, and parasitic impedances of the passive devices required to implement a buck converter, however, are reduced with increasing switching frequency [2] - [4] . Integrated capacitors of small value (used for decoupling and constrained by the available area on the microprocessor die) are available in high-performance microprocessors [6] . Furthermore, with the use of magnetic materials, a new integrated microinductor technology with relatively small parasitic impedances and higher cutoff frequencies (over 3 GHz) has recently been reported [7] . Therefore, employing switching frequencies higher than the typical switching frequency range found in conventional dc-dc converters permits the on-chip integration of active and passive devices of a buck converter onto the same die as a high-performance microprocessor.
